ABSTRACT: The R&D activity for the design of the power distribution section of the ATLAS Liquid Argon (LAr) Calorimeter Trigger Digitizer Board board (LTDB) is presented. Many aspects concerning the radiation hardness and the ability to operate Point-of-load converters also in presence of high magnetic fields are covered. Devices designed by CERN for experiments at LHC have been used and their capability for implementation in the LTDB has been exploited with the aim to have a power distribution section with the required performances.
Introduction
The ATLAS detector [1] is one of two general purpose detectors operated at the Large Hadron Collider (LHC) at CERN [2] . One of the central components of this detector is the Liquid-Argon Calorimeter (LAr); it has been operated successfully during LHC Run 1 (2009 Run 1 ( -2013 and is being operated during Run 2 which started in 2015. To cope with the running conditions which are expected later in time (during the Run 3 or Phase-1 which will start in 2019), an upgrade of the calorimeter trigger electronics, with the aim to provide higher-granularity, higher-resolution and longitudinal information from the calorimeter to the ATLAS first-level trigger, has been planned. A Liquid-Argon Trigger Digitizer Board (denoted as LTDB in the following) is being developed for the Phase-1 trigger upgrade of the detector in order to receive new wealth of information, digitize it, send it to the back-end electronics for further processing and then to the trigger processors [3] . Several ASICs such as GBTx, optical transmitter/receivers, level translators and custom designed ADCs are mounted on the board to assure the full functionality of the LTDB. These devices require several different supply voltages and a well-specified power-up sequence. Furthermore, different analog circuits are also present on the LTDB. The full functionality of the board requires considerable resources in terms of power distribution. For this reason a relatively large area of the board is reserved to it. Moreover, the LTDB has to operate in a hostile environment in terms of both radiation levels and presence of magnetic field. Thus, each component has to be tested for radiation and magnetic field tolerance, and special design techniques have to be applied. The most important aspects are basically those related to the reliability of the devices over time. This aspect is very important, in particular, due to the long period during which the experiment is operative, as well as the inaccessibility of the electronics outside planned access periods (about once per year). Maintenance should be planned only during the shut down periods. Supply circuits are particularly affected by hostile environment. For example, high magnetic fields can lead to malfunctions, failures and degradation of the performances of many switching power supplies. It is, therefore, considered useful to study these aspects carefully with the aim of being able to design power systems that can work in a reliable way in the ATLAS detector. We propose the use of a of Point of Load (denoted as PoL in the following) developed by CERN and known as FEASTMP (see datasheet [4] and [5, 6, 7] ). This device, depicted in Fig. 1 , is able to assure optimal performance in the presence of both high magnetic fields and high level of radiation. The digital components on the LTDB require voltages between 1 V and 4 V and up to 10 W of power each. The considered PoL provides a maximum output current of 4 A and maximum deliverable power of 10 W with output voltage in the range 0.9 − 5 V. As it will be shown, only for the digital part of the LTDB board 20 FEASTMPs are needed. This entails considerable difficulties in the power dissipation for this large number of devices. For the analog part of the LTDB, Low-Drop-Out regulators (LDOs) have been proposed but this aspect will not be further discussed in this paper. Furthermore, the LTDB needs, for some on-board devices, supply voltages with a low level of residual ripple (less than 10 mV). The ripple may be affected by the value of the input voltage, by the value of the output voltage and, finally, by the output current. Some preliminary tests confirm that the FEASTMPs can comply with these important requirements. It should be noted that the study presented in this paper is developed as a part of a large research activity in the field of electronics for hostile environments [8] - [16] .
FEASTMP PoL Features

Ripple and Noise
The output behavior in terms of noise is a key point for the present application. The noise can be evaluated by means of both the ripple in the output signal and the spectrum of the output voltage. The value of the output ripple is very important in many situations. As a reminder, the ripple is the unwanted residual periodic variation of the output of a device, which has been derived from an alternating current source. In the present application, where the PoL is a DC-DC converter and is supplied by a DC voltage source, the ripple is the residual noise superimposed to the output voltage mean value due to any possible cause, including the switching frequency of the device. It is quoted as the peak-to-peak value. A ripple less than 10 mV is mandatory considering the requirements of the digital circuits mounted on the LTDB board. Generally, the ripple is influenced by the presence of a magnetic field. For the LTDB board a magnetic field up to 0.6 T is expected. We have measured that this device shows a ripple which is almost independent of the magnetic field strength, up to the aforementioned value [11] . Measurements have been obtained with conditions equal to the ones indicated by the manufacturer (see Fig. 2 ).
It is important to verify the performance of this device with different input voltages since it is supplied from the main converter used in the LAr Calorimeter which delivers many different output voltages. The measurements carried out show that the output ripple does not change appreciably with respect to changes in the input voltages, as long as the input voltage is maintained in the allowed range [11] . Noise is also important in the considered applications. Spectrum measurements have been conducted and the obtained results are in compliance with the features declared by the manufacturer. In particular in the spectrum chart the main frequency used by the converter (about 1.8 MHz) and the multiple frequency are well visible, as expected.
Voltage levels
The LTDB board is supplied by a Main Converter (MC) with several output voltages (presently: 11 V, 7 V, 6 V, 4 V and −4 V for digital circuits and 6 V and −7 V for analog circuits). The FEASTMP PoL device, up to now, operates only with positive input voltages even if an inverting version, denoted as FEASTMN, will be available in the future. The input voltage of 4 V is not suitable to be used as input for FEASTMP since it is designed for an input range 5-12 V. Consequently, the devices will be supplied with the following positive voltage levels: 11 V, 7 V and 6 V.
Radiation Tolerance
The FEAST2 ASIC (the core device of the the FEASTMP) has been designed in order to operate in a harsh radiation environment. This capability has been obtained by the selection of an appropriate CMOS technology and the use of Radiation Hardness By Design (RHBD) techniques as described in the datasheet of the device [4] . The techniques adopted in the design phase makes the converter capable of continuous operation up to more than 200 Mrad(Si) total ionizing dose and up to an 
Magnetic field tolerance
FEASTMP should be able to operate with a magnetic field up to 4 T. Tests have been conducted with magnetic field values typical of the area where the LTDB board will be installed. Results are shown in Fig. 3 through Fig. 5 for increasing and decreasing magnetic field values for three magnetic field orientations, as illustrated in Fig. 6 . The test conditions are: Vin = 12 V, Vout = 1.8 V and Iout = 3.2 A with magnetic filed ranging from 0 to about 1.2 T. Variations in input current are lower than 1%.
Discussion
The FEASTMP device is definitely able to operate in an environment with very high magnetic field as shown by the tests reported in this paper. Moreover, the device shows a good performance in term of both output ripple and noise: both spectrum and output ripple are in compliance with the required specifications.
A Power Distribution Section for LTDB
The design of the power distribution section of the LTDB has been planned in 3 steps, denoted as
Step 0, 1 and 2, over a timeline of 1-2 year(s). The steps are:
Step 0: The LTDB fully powered with an on-board power distribution with devices from Linear Technology (digital part) and ST (analog part). The devices used for the power distribution are: LTM4616 with 10 mV peak-to-peak ripple and LTM4619 with 20 mV peak-to-peak ripple, for the digital circuits of the board and the LDOs LHC4913, LHC7913 for the analog circuits of the board.
Step 1: A custom Power Distribution Board (PDB) which can be mounted on the LTDB will be designed and manufactured. In this way the two boards, the LTDB and the PDB, can be developed and debugged separately. With this approach, performance tests on the PDB as a stand-alone system are possible. Moreover, different PoL devices can be tested provided that the interconnections between the two boards are not changed.
Step 2: If the previous steps are successful, the power distribution section can be designed as a part of the LTDB using the same devices, circuits and solutions adopted during Step 1. In this case, the PDB layout is integrated into the LTDB (to reduce problems concerning the area occupied by the power section on the board) or mounted on a mezzanine board which eventually could be 
A customized PDB board
In this paper only Step 1 is discussed. This step consists in the design and manufacturing of the PDB board. Many issues need to be considered: mechanical, electrical, etc. . . One important limit is the maximum output current of the FEASTMP which is 4 A for lower output voltage levels but is limited by the max deliverable power (10W) as shown in Fig. 7a . Moreover, the efficiency of the device should be taken into account (Fig. 7b and Tab. 1). These two features lead to a PDB equipped with a large number of FEASTMP (20) as shown in Tab. 2. This implies that the heat dissipation must also be designed with special care. The design of the PDB layout is a difficult task due to the presence of many openings in the board, which are needed to house the shield provided with the FAESTMP (see Fig. 1 ). Fig. 8 illustrates how the FEASTMP devices are installed on the PDB board.
The available area dedicated to the power distribution on the LTDB board is limited (max available area is 410.55 mm ×53 − 74 mm and shaped as depicted in Fig. 9 where the board layout is shown) and great care for the optimization of the area usage is mandatory. The PDB board is routed using many layers (14 layers for the first prototype). On the PDB board there is no room to house the linear devices (LDO). In this first prototype, the analog voltages will be obtained with the LDO devices mounted directly on the LTDB. As already mentioned, STEP 1 is focused on understanding the FEASTMP behavior in our specific application whereas the LDO behavior is not a concern because they have been widely used before.
Conclusions
In this paper a proposal for the power distribution section of the LTDB board has been given. The development is based on the use of a DC-DC converter device designed at CERN (FEASTMP). It has been evaluated in terms of: ripple, noise, voltage levels, radiation tolerance and magnetic field tolerance and fulfills the LTDB requirements. Finally, a proposed layout of the power distribution board has been illustrated and discussed.
